



SiFive/RISC-V Overview


Multi Core High performance computing

Sam Rogan, Yoshihito Kondo
SiFive Japan K.K.

Nov 16th , 2023



Founded by the inventors of RISC-V



- SiFive is the RISC-V founder & brand standard
- Leading the commercialization effort since 2010
- World's largest technology work with SiFive to adopt RISC-V
- Largest team & investment
- Recognized as the Most Respected Private Semiconductor Company
- 2018, 2019, 2020, 2022



Disruptive Technology

Barriers

Complexity

Design freedom

License and Royalty fees

Design ecosystem

Software ecosystem

Legacy ISA

1500+ base instructions
Incremental ISA

\$\$\$ - Limited

\$\$\$

Moderate

Extensive

RISC-V ISA

47 base instructions
Modular ISA

Free - Unlimited

Free

Growing rapidly. Numerous
extensions, open and
proprietary cores

Growing rapidly




Unconstrained Opportunity


RISC-V Business Model

Barriers removed

- Design risk
- Cost of entry
- Partner limitations
- Supply chain



Industry innovation on RISC-V




The Rise of RISC-V

Over 80 billion RISC-V cores projected to ship by 2025



Rapid RISC-V growth led by industrial





RISC-V International now > more than 3,800 members
70 countries

RISC-V Free, open, extensible ISA for all computing devices



350+

Design wins

100+

Customers

8 of 10

Top semiconductor
companies work
with us

600+

Employees

\$2.5+B

Valuation

RISC-V is Inevitable

The ecosystem of the
Future
is already being deployed

- ◆ The only major global compute platform on an open standard
- ◆ Used by all top semiconductor companies
- ◆ Supported by 3800+ members in RISC-V International
- ◆ Platform of choice in China & India
- ◆ Selected by US Govt
- ◆ Taught in all Top Universities
- ◆ Publicly embraced by Intel
- ◆ The strongest, most robust ecosystem is built on open standards with multiple participants

Legacy 'efficiency processors' are failing the industry

- ◆ Latest market requirements are not being met by current suppliers
- ◆ No innovation for the last 5 years
- ◆ SiFive's latest innovation brings significant upgrade opportunities
- ◆ Vector compute brings performance boost and power efficiency
- ◆ SiFive Performance portfolio enables greater design flexibility

Broad Vertical Coverage



■

Enabling next-generation automotive

EVs and ADAS are creating a unique catalyst for high-performance, low power compute



■

Infrastructure: Compute, AI, and China

China server market has a strong preference for open standard RISC-V solutions

Heterogenous Compute and AI

To be conducted in accordance with applicable U.S. Export Control rules and regulations, which may change from time to time.




■

Mission critical applications

The most sensitive applications have adopted RISC-V due to its reliability, openness and durability

NASA adoption of RISC-V over Arm is a proof-point for large Aerospace, Defense and Industrial opportunities



■

Mobile

Full Android support is coming!

Google uses SiFive RISC-V cores in AI compute nodes



- ◆ At the AI Hardware Summit in Santa Clara, September 14th, Krste Asanovic, SiFive Co-Founder and Chief Architect, took to the stage with Cliff Young, Google TPU Architect and MLPerf Co-Founder, to reveal how the latest **SiFive Intelligence™ X280** processor with the new SiFive Vector Coprocessor Interface Extension (**VCIX**) is being used as the AI Compute Host to provide flexible programming combined with the Google MXU (systolic matrix multiplier) accelerator in the **datacenter**.



Please find more detailed article in SiFive blog below.

<https://www.sifive.com/blog/sifive-intelligence-x280-as-ai-compute-host-google>

SiFive Product Portfolio





Four Product Families: Automotive, Essential, Intelligence, Performance

64-bit
high-
performance
feature-rich
OS capable
application
processors


32/64-bit
real-time
scalable
performance
deeply
embedded
processors

Automotive	Intelligence	Performance			
<p>P870-A 64-bit, High Perf Apps Processor 128b vector length ASIL B, D and B/D</p> <p>ASIL B ASIL D ASIL B/D</p> <p>X280-A AI acceleration instructions 512b vector length ASIL B</p> <p>ASIL B ASIL D ASIL B/D</p>	<p>X200-Series AI processor for Edge and Data Center ML applications AI acceleration instructions 512b vector length</p>	<p>P400-Series >8 SpecINT2k6/GHz 3-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RVA22</p>	<p>P500-Series >8.6 SpecINT2k6/GHz 3-wide OoO core Hypervisor ext. WorldGuard RVA20</p>	<p>P600-Series >13 SpecINT2k6/GHz 4-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RVA22</p>	<p>P800-Series >18 SpecINT2k6/GHz 6-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RV64GCBV</p>
Essential					
		<p>U6-Series 64-bit, high performance</p>		<p>U7-Series 64-bit, superscalar performance</p>	
	<p>S2-Series 64-bit, Area optimized</p> <p>E2-Series Smallest, most efficient</p>	<p>S6-Series 64-bit, power efficiency</p> <p>E6-Series Balanced Perf.</p>		<p>S7-Series 64-bit, high performance, embedded</p> <p>E7-Series 32-bit, optimized Perf.</p>	
<p>S7-A 64-bit, high Perf. embedded ASIL D</p> <p>ASIL D</p> <p>E6-A 32-bit, balanced perf. ASIL B, D</p> <p>ASIL B ASIL D</p>					

RISC-V is the Fastest Growing Software Ecosystem



Execution Targets



SiFive RISC-V Embedded Software Ecosystem



SiFive

Open source solutions

Commercial solutions




SiFive RISC-V Linux Software Ecosystem



debian

fedora

ubuntu



UNIFIED EXTENSIBLE
FIRMWARE INTERFACE



SiFive Automotive RISC-V Ecosystem



WNRDRVR



cādence®



SIEMENS



CANONICAL



TASKING®



SYNOPSYS®



Compilers, RTOS, Virtualization, STL, Safety consultancy...

Android is Coming!



- ◆ Google has officially begun accepting RISC-V patches into **Android Open Source Project (AOSP)**
 - ◆ Keynote speech at the RISC-V summit by Google
- ◆ AOSP - Android Open Source Project
 - ◆ Upstream open-source repository for Android
 - ◆ Enables community contributions to the codebase (like adding support for RISC-V)
- ◆ Google, and others, use AOSP as the basis for their commercial OS distributions
 - ◆ Android, FireOS, WearOS, etc... all base their OS on AOSP
- ◆ Note that AOSP support does not ensure Play Store support, but this is the first hurdle to clear
 - ◆ Native Java/Flutter apps will “just work”
 - ◆ High performance applications and libraries (game engines, etc..) will still need to be ported with Android SDK



Enhancing the SiFive Performance Portfolio

Extended family of area & power efficient processors



SiFive Performance™ Family

Market **leading RISC-V**
Application **Processors**

- ◆ Performance density leadership
- ◆ First with latest RISC-V features, standards, and technology
- ◆ High performance with optimized power efficiency
- ◆ SiFive momentum with NASA, Google, and Intel Horse Creek

SiFive Product Portfolio



Four Product Families: Automotive, Essential, Intelligence, Performance

64-bit
high-
performance
feature-rich
OS capable
application
processors

32/64-bit
real-time
scalable
performance
deeply
embedded
processors

Automotive	Intelligence	Performance			
<p>P870-A 64-bit, High Perf Apps Processor 128b vector length ASIL B, D and B/D</p> <p>ASIL B ASIL D ASIL B/D</p> <p>X280-A AI acceleration instructions 512b vector length ASIL B</p> <p>ASIL B ASIL D ASIL B/D</p>	<p>X200-Series AI processor for Edge and Data Center ML applications AI acceleration instructions 512b vector length</p>	<p>P400-Series >8 SpecINT2k6/GHz 3-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RVA22</p>	<p>P500-Series >8.6 SpecINT2k6/GHz 3-wide OoO core Hypervisor ext. WorldGuard RVA20</p>	<p>P600-Series >13 SpecINT2k6/GHz 4-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RVA22</p>	<p>P800-Series >18 SpecINT2k6/GHz 6-wide OoO core 128b vector length Hypervisor ext. Vector crypto IOMMU & AIA WorldGuard RV64GCBV</p>
Essential					
			<p>U6-Series 64-bit, high performance</p>		<p>U7-Series 64-bit, superscalar performance</p>
	<p>S2-Series 64-bit, Area optimized</p>		<p>S6-Series 64-bit, power efficiency</p>		<p>S7-Series 64-bit, high performance, embedded</p>
<p>S7-A 64-bit, high Perf. embedded ASIL D</p> <p>ASIL D</p> <p>E6-A 32-bit, balanced perf. ASIL B, D</p> <p>ASIL B ASIL D</p>	<p>E2-Series Smallest, most efficient</p>		<p>E6-Series Balanced Perf.</p>		<p>E7-Series 32-bit, optimized Perf.</p>

SiFive Performance Family

2023 Product Lineup

Hypervisor extension
IOMMU & AIA
WorldGuard
RVA22

Common features

P670

>12.6 SpecINT2k6/GHz
4-wide OoO core
2x 128b VLEN RVV
Vector crypto

P650

>11.5 SpecINT2k6/GHz
4-wide OoO core

P470

>8 SpecINT2k6/GHz
3-wide OoO core
1x 128b VLEN RVV
Vector crypto

P450

>6.6 SpecINT2k6/GHz
3-wide OoO core

Home
Appliance

Wearable

Feature
phone

Smartphone /
Premium wearable

Network
appliances

SiFive Performance™ P470

Boosted

Performance

Significant upgrade to legacy efficiency cores

Small

Area

Optimized area for power constrained applications

Efficient

Power

Highly-tuned for aggressively low power consumption

Optimized

Pipeline

Out-of-Order pipeline enables optimal performance efficiency

RISC-V

Compliant

Compliant with RVA22 profile, with support for Vector and Vector Crypto extensions

SiFive Performance™ P670

Highest

Performance

Best-in-class performance

Balanced

PPA

Optimized performance within constrained area and power envelope

Vector

Extensions

Acceleration for media, crypto and data processing

Feature

Rich




Virtualization, IOMMU, AIA, Debug & Trace, Security

RISC-V

Compliant

Compliant with RVA22 profile, with support for Vector and Vector Crypto extensions


P470 Peak Single-Thread Performance




Upgrade to the SiFive Performance Family



Performance density leadership



High performance with optimized power efficiency



First with latest RISC-V features, standards, and technology

The P400-Series and P600-Series are available to Lead Partners in Q4 2022



P870 High-Performance RISC-V Processor



RISC-V is based on standards

Standards Accelerate Software Adoption and Portability

Standards reduce cost


- Faster Adoption
- Compatibility across vendors

Layered standards enable customization


- RISC-V embraces customization without breaking compatibility

More than just ISA Standards

- RISC-V Standards extend beyond the Core ISA to system-level components



SiFive Performance family relentless innovation




SiFive Provides Complete & Scalable Solutions




SiFive IP Complex

Advanced Power Management



Scalable High-Performance & High-Efficiency
Cores: P870, P670, & P470 (with selected Mix+Match)


Shared Cluster L2 Cache





System IP to Enable Complete RISC-V SoC solutions

- Advanced Interrupt Controller
- SiFive Insight Debug & Trace
- IOMMU
- SiFive WorldGuard Security

P870 μ Arch



Cluster topology with shared L2 cache and distributed L3 cache



P870 4-core cluster

Legend:

- LSU - Load/Store Unit
- IEX - Integer Execution Unit
- FEX - Floating Point Execution Unit
- VEX - Vector Execution Unit
- IFU - Instruction Fetch Unit
- RDU - Rename/Dispatch Unit

P870 Consumer example platform




SiFive Advanced
Debug & Interrupt

Interrupt Controller


Debug & Trace

SiFive CPU Clusters


Performance cluster



High-efficiency cluster



Always-On cluster




Shared L3\$

SiFive System IPs


IOMMU

WorldGuard gadgets

P870-A Functional safety features



SiFive Performance family relentless innovation



SiFive Core Designer



Optimize SiFive RISC-V Core IP for Your Application

The screenshot displays the SiFive Core Designer web interface. The top navigation bar includes 'Workspace', 'Core Designer', 'SiFive.com', 'Sales Inquiry', 'Support', and a user profile icon. Below the navigation, there are three tabs: '01. Design', '02. Review', and '03. Build'. The main content area is titled 'E7 Series' and 'Untitled E7 Core', with a 'Review' button. A left sidebar lists various configuration categories: Modes & ISA, On-Chip Memory, Ports, Security, Debug & Trace, Interrupts, Design For Test, Power Management, and Branch Prediction. The 'Modes & ISA' section is expanded, showing 'Number of Cores' set to 4, 'Privilege Modes' with 'Machine Mode' and 'User Mode' checked, and 'ISA Extensions' with 'Multiply (M Extension)', 'Floating Point' (set to 'Single FP (F)'), and 'Atomics (A Extension)' checked. A 'Preview' window titled 'Untitled E7 Core Core Complex' shows a detailed configuration summary: 'E7 SERIES CORE 4 Cores RV32IMAFC', 'Machine Mode - User Mode', 'Multiply - Atomics - FP (F)', 'No SCIE - 0 Local Interrupts', 'Perf. Optimized Branch Prediction', 'Clock Gating', 'PMP 8 Regions', 'Instruc. Cache 32 KIB - 4-way', 'Data Cache 32 KIB - 4-way', 'Instruc. TIM 32 KIB', 'Data Loc. Store 32 KIB', 'No Raw Trace Port - 2 Perf Counters', 'Front Port 32-bit AXI4', 'System Port 32-bit AXI4', 'Peripheral Port 32-bit AXI4', 'Memory Port 128-bit AXI4', 'L2 Cache 512 KIB 16-way 2 Banks', 'Debug Module JTAG - SBA 4 HW Breakpoints 0 Ext Triggers', 'PLIC 4 Priority Levels 127 Global Int.', and 'CLINT'. A 'Base: E76-MC Standard Core' link is visible at the bottom of the preview window. A 'Core Designer ELEKTRA 2019 WINNER' badge is overlaid at the bottom right of the screenshot.


- SiFive Core Designer enables configuration of SiFive RISC-V Core IP through an easy to use Web Portal
- **Variants** are generated with click of a button and are available from the Workspace
- **Variants** contain
 - **RTL** matching the configuration, including a testbench and other collateral needed to realize the design
 - **Documentation** specific to the design
 - Customized bare-metal **BSP** for easy integration into SiFive's SDKs
 - **FPGA bitstreams** for common FPGA development boards for easy software benchmarking of the RC



Freedom Studio

Eclipse C/C++ Development Environment

- SiFive RISC-V Cross Compiler
- SiFive OpenOCD Debugger
- SEGGER J-LINK Debugger
- SiFive QEMU emulator
- SiFive Freedom E SDK software



Freedom Tools

RISC-V development tools

- GNU Newlib Toolchain
- OpenOCD
- QEMU
- SDK Utilities
- Trace Decoder
- XC3SPROG



Freedom SDK for Metal

Bare metal software development

- Example programs
- Industry standard benchmarks
- Board support
- Metal library



Freedom SDK for Unix


Embedded Linux software development

- Yocto / OpenEmbedded
- Board support
- Bootloaders
- Device tree binary
- Linux kernel images
- Disk images



Build and Run the Software

- File - Import - DevKit Examples - Browse
- Select the zip that matches your core
- Select the desired examples and click Finish
- Control-B will build the entire workspace
- Run - Debug - OpenOCD starts a JTAG Debug Session and Loads the program



Contact us

We'd love to hear from you!
Get In Touch

Info-Japan@sifive.com

〒105-5117 東京都港区浜松町2-4-1
世界貿易センタービルディング南館 17F
Tel:03-4567-2840(代) Fax:03-4567-2601





Thank **you**

www.sifive.com